

Description

The μPD78C10, μPD78C11, and μPD78C14 single-chip microcomputers integrate sophisticated on-chip peripheral functions normally provided by external components. Their internal 16-bit ALU and data paths, combined with a powerful instruction set and addressing, make the devices appropriate in data processing as well as control applications.

The devices integrate a 16-bit ALU, 4K-byte ROM, 256-byte RAM, an eight-channel A/D converter, a multi-function 16-bit timer/ event counter, two 8-bit timers, a USART, and two zero-cross detect inputs on a single die, allowing their use in fast, high-end processing applications. This involves analog signal interface and processing.

The μPD78C11 is a 4K-byte mask ROM device embedded with a custom customer program. The μPD78C14 is a 16K-byte mask ROM device. The μPD78C10 is the ROM-less version.

Features


- CMOS technology
 - 25 mA operating current (78C10/C11)
 - 30 mA operating current (78C14)
- Complete single-chip microcomputer
 - 16-bit ALU
 - 4K x 8 ROM (78C11)
 - 16K x 8 ROM (78C14)
 - 256-byte RAM
- 44 I/O lines
- Two zero-cross detect inputs
- Two 8-bit timers
- Expansion capabilities
 - 8085A-like bus
 - 60K-byte external memory address range
- Eight-channel, 8-bit A/D converter
 - Autoscan mode
 - Channel select mode
- Full-duplex USART
 - Synchronous and asynchronous
- 154 instructions
 - 16-bit arithmetic, multiply, and divide
 - HALT and STOP instructions
- 0.8-μs instruction cycle time (15-MHz operation)
- Prioritized interrupt structure
 - Three external
 - Eight internal
- Standby function
- On-chip clock generator
- 64-pin plastic QUIP, shrink DIP, or miniflat;
68-pin PLCC

Ordering Information

Part Number	Package Type	Max Frequency of Operation
μPD78C10G-36	64-pin plastic QUIP	15 MHz
μPD78C11G-36		
μPD78C14G-36		
μPD78C10CW	64-pin plastic shrink DIP	15 MHz
μPD78C11CW		
μPD78C14CW		
μPD78C10G-1B	64-pin plastic miniflat	15 MHz
μPD78C11G-1B		
μPD78C14G-1B		
μPD78C10L	68-pin PLCC	15 MHz
μPD78C11L		
μPD78C14L		


Pin Configurations

64-Pin Plastic QUIP or Shrink DIP



Pin Configurations (cont)

64-Pin Plastic Miniflat



Pin Identification

Symbol	Function
ALE	Address latch enable output
AN0-AN7	A/D converter analog inputs 0-7
INT1	Interrupt request 1 input
MODE1	Mode 1 input
MODE0	Mode 0 input/I/O/Memory output
NMI	Nonmaskable interrupt input
PA ₇ -PA ₀	Port A I/O
PB ₇ -PB ₀	Port B I/O
PC ₀ /TxD	Port C I/O line 0/Transmit data output
PC ₁ /RxD	Port C I/O line 1/Receive data input
PC ₂ /SCK	Port C I/O line 2/Serial clock I/O
PC ₃ /TI/ <u>INT2</u>	Port C I/O line 3/Timer input/Interrupt request 2 input
PC ₄ /TO	Port C I/O line 4/Timer output
PC ₅ /CI	Port C I/O line 5/Counter input
PC ₆ , PC ₇ /CO ₀ , CO ₁	Port C I/O lines 6, 7/Counter outputs 0, 1
PD ₇ -PD ₀	Port D I/O/Expansion memory address/data bus (bits AD ₇ -AD ₀)
PF ₇ -PF ₀	Port F I/O/Expansion memory address bus (bits AB ₁₅ -AB ₈)
RD	Read strobe output
RESET	Reset input
STOP	Stop mode control input
VAREF	A/D converter reference voltage
WR	Write strobe output
X1, X2	Crystal connections 1, 2
AVDD	A/D converter power supply voltage
AVSS	A/D converter power supply ground
VDD	5 V power supply
VSS	Ground
IC	Internal connection

Pin Functions

ALE [Address Latch Enable]

The ALE output is used to latch the address of PD₇-PD₀ into an external latch.

AN0-AN7 [Analog Inputs]


These are the eight analog inputs to the A/D converter. AN₄-AN₇ can also be used as a digital input for falling edge detection.

CI [Counter Input]

External pulse input to timer/event counter.

Pin Configurations (cont)

68-Pin PLCC



83-004275B

CO₀, CO₁ [Counter Outputs 0, 1]

Programmable waveform outputs based on timer/event counter.

INT1 [Interrupt Request 1]


INT1 is a rising-edge-triggered, maskable interrupt input. It is also an ac-input, zero-cross detection terminal.

INT2 [Interrupt Request 2]

INT2 is a falling-edge-triggered, maskable interrupt input. It is also an ac-input, zero-cross detection terminal.

MODE1, MODE0 [Mode 1, 0]

The MODE1 and MODE0 inputs select the amount of external memory. MODE0 outputs the \overline{IO} signal, and MODE1 outputs the $\overline{M1}$ signal. An external pullup resistor to V_{DD} is required if the input is to be a logic high. For exact value of pullup resistor see the following graph.



83-00438A

$\overline{\text{NMI}}$ [Nonmaskable Interrupt]

Falling-edge, Schmitt-triggered nonmaskable interrupt input.

PA₇-PA₀ [Port A]

Port A is an 8-bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port A inputs.

PB₇-PB₀ [Port B]

Port B is an 8-bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port B inputs.

PC₇-PC₀ [Port C]

Port C is an 8-bit three-state port. Each bit is independently programmable as either input or output. Alternatively, the lines of port C can be used as control lines for the USART, interrupts, and timer. Reset makes all lines of port C inputs.

PD₇-PD₀ [Port D]

Port D is an 8-bit three-state port. It can be programmed as either 8 bits of input or 8 bits of output. When external expansion memory is used, port D acts as the multiplexed address/data bus.

PF₇-PF₀ [Port F]

Port F is an 8-bit three-state port. Each bit is independently programmable as an input or output. When external expansion memory is used, port F outputs the high-order address bits.

 $\overline{\text{RD}}$ [Read Strobe]

The three-state $\overline{\text{RD}}$ output goes low to gate data from external devices onto the data bus. $\overline{\text{RD}}$ goes high during reset.

 $\overline{\text{RESET}}$ [Reset]

When the Schmitt-triggered $\overline{\text{RESET}}$ input is brought low, it initializes the device.

RxD [Receive Data]

Serial data input terminal.

 $\overline{\text{SCK}}$ [Serial Clock]

Output for the serial clock when internal clock is used. Input for serial clock when external clock is used.

 $\overline{\text{STOP}}$ [Stop Mode Control Input]

A low-level input on $\overline{\text{STOP}}$ (Schmitt-triggered input) stops the system clock oscillator.

TI [Timer Input]

Timer input terminal.

TO [Timer Output]

The output of TO is a square wave with a frequency determined by the timer/counter.

TxD [Transmit Data]

Serial data output terminal.

V_{AREF} [A/D Converter Reference]

V_{AREF} sets the upper limit for the A/D conversion range.

 $\overline{\text{WR}}$ [Write Strobe]

The three-state $\overline{\text{WR}}$ output goes low to indicate that the data bus holds valid data. It is a strobe signal for external memory or I/O write operations. $\overline{\text{WR}}$ goes high during reset.

X1, X2 [Crystal Connections 1, 2]

X1 and X2 are the system clock crystal oscillator terminals. X1 is the input for an external clock.

V_{DD} [A/D Converter Power]

This is the power supply voltage for the A/D converter.

V_{SS} [A/D Converter Power Ground]

V_{SS} is the ground potential for the A/D converter power supply.


V_{SS} [Ground]

Ground potential.

V_{DD} [Power Supply]

+5-volt power supply.

Block Diagram



49-000634C

Functional Description**Memory Map**

The μPD78C11 can directly address up to 64K bytes of memory. Except for the on-chip ROM (0-4095) and RAM (FF00H-FFFFH), any memory location can be used as ROM or RAM. The memory map, figure 1, defines the 0 to 64K byte memory space for the μPD78C11. On-chip ROM is located from 0-16,383 in the μPD78C14.

Input/Output

The μPD78C10/C11/C14 has 44 digital I/O lines, five 8-bit ports (port A, port B, port C, port D, port F), and four digital input lines (AN4-AN7).

Analog Input Lines. AN0-AN7 are configured as analog input lines for the on-chip A/D converter. Lines AN4-AN7 can be used as digital input lines for falling-edge detection.

Port A, Port B, Port C, Port F. Each line of these ports can be individually programmed as an input or output. When used as I/O ports, all have latched outputs and high-impedance inputs.

Port D. Port D can be programmed as a byte input or a byte output.

Control Lines. Under software control, each line of port C can be configured individually as a control line for the serial interface, timer, and timer/counter or as an I/O port.

Memory Expansion. In addition to the single-chip operation mode, the μPD78C11 has four memory expansion modes. Under software control, port D can provide a multiplexed low-order address and data bus; port F can provide a high-order address bus. Table 1 shows the relation between memory expansion modes and the pin configurations of port D and port F.

Table 1. Memory Expansion Modes and Port Configurations

Memory Expansion	Port	Port Configuration
None	Port D	I/O port
	Port F	I/O port
256 bytes	Port D	Multiplexed address/data bus
	Port F	I/O port
4K bytes	Port D	Multiplexed address/data bus
	Port F (PF ₃ -PF ₀)	Address bus
	Port F (PF ₇ -PF ₄)	I/O port
16K bytes	Port D	Multiplexed address/data bus
	Port F (PF ₅ -PF ₀)	Address bus
	Port F (PF ₇ -PF ₆)	I/O port
60K bytes	Port D	Multiplexed address/data bus
	Port F	Address bus

Timers

The two 8-bit timers may be programmed independently or cascaded as a 16-bit timer. The timer can be software set to increment at intervals of four machine cycles (0.8 μs at 15-MHz operation) or 128 machine cycles (25.6 μs at 15-MHz), or to increment on receipt of a pulse at TI. Figure 2 is the block diagram for the timer.

Timer/Event Counter

The 16-bit multifunctional timer/event counter (figure 3) can be used for the following operations:

- Interval timer
- External event counter
- Frequency measurement
- Pulse width measurement
- Programmable frequency and duty cycle waveform output

8-Bit A/D Converter

- 8 input channels
- 4 conversion result registers
- 2 powerful operation modes
 - Autoscan mode
 - Channel select mode
- Successive approximation technique
- Absolute accuracy: 0.6% FSR ±1/2 LSB
- Conversion range: 0 to 5 V
- Conversion time: 38.4 μs
- Interrupt generation

Figure 1. Memory Map




Figure 2. Timer Block Diagram





Figure 3. Block Diagram for Timer/Event Counter




Analog/Digital Converter

The μPD78C10/C11/C14 features an 8-bit, high-speed, high-accuracy A/D converter. The A/D converter is made up of a 256-resistor ladder and a successive approximation register (SAR). There are four conversion result registers (CR0-CR3).

The eight-channel analog input may be operated in either of two modes. In the select mode, the conversion value of one analog input is sequentially stored in CR0-CR3. In the scan mode, the upper four channels or the lower four channels may be specified. Then those four channels will be consecutively selected and the conversion results stored sequentially in the four conversion result registers. Figure 4 is the block diagram for the A/D converter. To stop the operation of the A/D converter and thus reduce power consumption, set $V_{AREF} = 0 V$.


Figure 4. A/D Converter Block Diagram



Interrupt Structure

There are 12 interrupt sources. Three are external interrupts and nine are internal. Table 2 shows 11 interrupt sources divided into seven priority levels where IRQ0 is the highest and 1RQ6 is the lowest. See figure 5.

Figure 5. Interrupt Structure Block Diagram



Standby Function

The μPD78C10/C11/C14 has two standby modes: HALT and STOP. The HALT mode reduces power consumption to 50% of normal operating requirements, while maintaining the contents of on-chip registers, RAM, and control status. The system clock and on-board peripherals continue to operate, but the CPU stops executing instructions. The HALT mode is initiated by executing the HLT instruction. The HALT mode can be released by any nonmasked interrupt or by RESET.

The STOP mode reduces power consumption to less than 0.1% of normal operating requirements. There are two STOP modes: type A and type B.

Type A is initiated by executing a STOP instruction. If V_{DD} is held above 2.5 V, the on-board RAM is saved. The oscillator is stopped. The STOP mode can be released by an input on NMI or RESET. The user can program oscillator stabilization time up to 52.4 ms via timer 1. By checking the standby flag (SB), the user can determine whether the processor has been in the standby mode or has been powered up.

Type B is initiated by inputting a low level on the STOP input. The RAM contents are saved if V_{DD} is held above 2.5 V. The oscillator is stopped. The STOP mode is released by raising STOP to a high level. The oscillator stabilization time is fixed at 52.4 ms; 52.4 ms after STOP is raised, instruction execution will automatically begin at location 0. You can increase the stabilization time by holding RESET low for the required time period.

Table 2. Interrupt Sources

Interrupt Request	Interrupt Address	Type of Interrupt	Internal/External
IRQ0	4	NMI (Nonmaskable interrupt)	Ext
IRQ1	8	INTT0 (Coincidence signal from timer 0)	Int
		INTT1 (Coincidence signal from timer 1)	
IRQ2	16	INT1 (Maskable interrupt)	Ext
		INT2 (Maskable interrupt)	
IRQ3	24	INTE0 (Coincidence signal from timer/event counter)	Int
		INTE1 (Coincidence signal from timer/event counter)	
IRQ4	32	INTEIN (Falling signal of CI or TO into the timer/event counter)	Int/Ext
		INTAD (A/D converter interrupt)	
IRQ5	40	INTSR (Serial receive interrupt)	Int
		INST (Serial send interrupt)	
IRQ6	96	SOFTI instruction	Int

Universal Serial Interface

The serial interface can operate in one of three modes: synchronous, asynchronous, and I/O interface. The I/O interface mode transfers data MSB first, for easy interfacing to certain NEC peripheral devices. Synchronous and asynchronous modes transfer data LSB first. Synchronous operation offers two modes of data reception: search and nonsearch. In the search mode, data is transferred one bit at a time from the serial register to the receive buffer. This allows a software search for a sync character. In the nonsearch mode, data transfer from the serial register to the transmit buffer occurs eight bits at a time. Figure 6 shows the universal serial interface block diagram.

Zero-Crossing Detector

The INT1 and INT2 terminals (used common to TI and PC₃) can detect the zero-crossing point of low-frequency ac signals. When driven directly, these pins respond as a normal digital input. Figure 7 shows the zero-crossing detection circuitry.

The zero-crossing detection capability allows you to make the 50-60 Hz power signal the basis for system timing and to control voltage phase-sensitive devices.

To use the zero-cross detection mode, an ac signal of 1.0 to 1.8 V (peak-to-peak) and a maximum frequency of 1 kHz is coupled through an external capacitor to the INT1 and INT2 pins.

For the INT1 pin, the internal digital state is sensed as a 0 until the rising edge crosses the average dc level, when it becomes a 1 and INT1 interrupt is generated.

For the INT2 pin, the state is sensed as a 1 until the falling edge crosses the average dc level, when it becomes a 0 and INT2 interrupt is generated.

Figure 6. Universal Serial Interface Block Diagram





Figure 7. Zero-Crossing Detection Circuit



Capacitance

T_A = 25°C; V_{DD} = V_{SS} = 0 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	C _I			10	pF	f _c = 1 MHz.
Output capacitance	C _O			20	pF	Unmeasured pins returned to 0 V.
I/O capacitance	C _{I0}			20	pF	

Absolute Maximum Ratings

Power supply voltages, V _{DD}	-0.5 to +7.0 V
AV _{DD}	AV _{SS} to V _{DD} + 0.5 V
AV _{SS}	-0.5 to +0.5 V
Input voltage, V _I	-0.5 V to V _{DD} + 0.5 V
Output voltage, V _O	-0.5 V to V _{DD} + 0.5 V
Output current low, I _{OL}	4.0 mA
Output current low, total for all pins	100 mA
Output current high, I _{OH}	-2.0 mA
Output current high, total for all pins	-50 mA
Reference input voltage, V _{AREF}	-0.5 V to AV _{DD} + 0.3 V
Operating temperature, T _{OPR}	-40 to +85°C
f _{XTAL} ≤ 15 MHz	
Storage temperature, T _{STG}	-65 to +150°C

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Oscillation Characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = AV_{DD} = 5\text{V} \pm 10\%$, $V_{SS} = AV_{SS} = 0\text{V}$, $V_{DD} - 0.8\text{V} \leq AV_{DD} \leq V_{DD}$, $3.4\text{V} \leq V_{AREF} \leq AV_{DD}$)

Resonator	Recommended Circuits	Parameter	Min	Typ	Max	Unit	Test Conditions
Ceramic resonator (Note 1) or XTAL (Note 2)	(Note 3)	Oscillation frequency (f_{xx})	4	15	MHz	A/D converter not used	
			5.8	15	MHz	A/D converter used	
External clock	(Note 4)	X1 input frequency (f_x)	4	15	MHz	A/D converter not used	
			5.8	15	MHz	A/D converter used	
		X1 input rise, fall time (t_r, t_f)	0	20	ns		
		X1 input high, low level width ($t_{\phi H}, t_{\phi L}$)	20	250	ns		

Notes:

- (1) Recommended ceramic resonators

Manufacturer	Product Name	External Capacitance	
		C1 (pF)	C2 (pF)
Murata	CSA15.00MX3	22	22
	CSA12.00MT	30	30
	CST12.00MT	—	—

CST12.00MT has capacitance internally

- (2) For XTAL, the following external capacitances are recommended:

$$C1 = C2 = 10\text{ pF}$$


- (3) See the following recommended XTAL oscillation circuit diagram
 (4) See the following recommended external clock diagram

When using an external crystal, it should be a parallel-resonant, fundamental mode, "AT cut" crystal. Capacitors C1 and C2 are required for frequency stability. The values of C1 and C2 ($C1 = C2$) can be calculated from the load capacitance (C_L) specified by the crystal manufacturer:


$$C_L = \frac{C1 \times C2}{C1 + C2} + C_S$$

Where C_S is any stray capacitance in parallel with the crystal, such as the 78C10, 78C11, or 78C14 input capacitance between X1 and X2.

Recommended XTAL or Ceramic Resonator Oscillation Circuit Diagram



Recommended External Clock Diagram



*Input
page 10/11/12/13/14*

DC Characteristics

$T_A = -40$ to $+85^\circ\text{C}$; $V_{DD} = +5.0\text{ V} \pm 10\%$; $V_{SS} = 0\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input low voltage	V_{IL1}	0	0.8		V	All except Note 1 inputs.
	V_{IL2}	0	0.2	V_{DD}	V	Note 1 inputs.
Input high voltage	V_{IH1}	2.2		V_{DD}	V	All except X1, X2, and Note 1 inputs.
	V_{IH2}	$0.8 V_{DD}$		V_{DD}	V	X1, X2, and Note 1 inputs.
Output low voltage	V_{OL}		0.45		V	$I_{OL} = 2.0\text{ mA}$
Output high voltage	V_{OH}	$V_{DD} - 1.0$			V	$I_{OH} = -1.0\text{ mA}$
		$V_{DD} - 0.5$			V	$I_{OH} = -100\text{ }\mu\text{A}$
Data retention voltage	V_{DDDR}		2.5		V	STOP mode
Input current	I_I			± 200	μA	INT1 (Note 2), TI(PC3) (Note 3); $0\text{ V} \leq V_I \leq V_{DD}$
Input leakage current	I_{LI}			± 10	μA	All except INT1, TI(PC3); $0\text{ V} \leq V_I \leq V_{DD}$
Output leakage current	I_{LO}			± 10	μA	$0\text{ V} \leq V_O \leq V_{DD}$
V_{DD} supply current	I_{DD1}	0.5	1.3		mA	$f = 15\text{ MHz}$
	I_{DD2}	10	20		μA	STOP mode
V_{DD} supply current (78C10/C11)	I_{DD1}	13	25		mA	Normal operation $f = 15\text{ MHz}$
	I_{DD2}	7	13		mA	HALT mode $f = 15\text{ MHz}$
V_{DD} supply current (78C14)	I_{DD1}	16	30		mA	Normal operation $f = 15\text{ MHz}$
	I_{DD2}	8	15		mA	HALT mode $f = 15\text{ MHz}$
Data retention current	I_{DDDR}	1	15		μA	$V_{DDDR} = 2.5\text{ V}$ (Note 4)
		10	50		μA	$V_{DDDR} = 5\text{ V} \pm 10\%$ (Note 4)

Serial Operation


Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
SCK cycle time	t_{CYK}	0.8		μs	SCK input (1), (3)
		0.4		μs	SCK input (2)
		1.6		μs	SCK output (3)
SCK width low	t_{KLL}	335		ns	SCK input (1), (3)
		160		ns	SCK input (2)
		700		ns	SCK output (3)
SCK width high	t_{KHH}	335		ns	SCK input (1), (3)
		160		ns	SCK input (2)
		700		ns	SCK output (3)
RxD setup time to SCK↑	t_{RXK}	80		ns	(Note 1)
RxD hold time after SCK↑	t_{KRX}	80		ns	(Note 1)
SCK↓ TxD delay time	t_{KTX}		210	ns	(Note 1)

Notes:

- (1) 1x baud rate in synchronous or I/O interface mode.
- (2) 16x baud rate or 64x baud rate in asynchronous mode.
- (3) $f_{XTAL} = 15\text{ MHz}$.

Zero-Cross Characteristics

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
Zero-cross detection input	V_{ZX}	1	1.8	VAC_{p-p}	Ac coupled 60-Hz sine wave
Zero-cross accuracy	A_{ZX}		± 135	mV	
Zero-cross detection input frequency	f_{ZX}	0.05	1	kHz	



Notes:

- (1) Inputs RESET, STOP, NMI, SCK, INT1, TI, and AN4-AN7.
- (2) Assuming ZCM register is set to self-bias.
- (3) Assuming ZCM register is set to self-bias and the MCC register is set to control mode.
- (4) Hardware/software STOP mode and assuming ZCM register is set to self-bias not selected.

AC Characteristics

Read/Write Operation

$T_A = -40$ to $+85^\circ\text{C}$; $V_{DD} = AV_{DD} = +5.0\text{ V} \pm 10\%$; $V_{SS} = 0\text{ V}$

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
RESET pulse width high, low	t_{RSH}, t_{RSL}	10		μs	
NMI pulse width high, low	t_{NIH}, t_{NIL}	10		μs	
X1 Input cycle time	t_{CYC}	66	250	ns	
Address setup to ALE \downarrow	t_{AL}	30		ns	(Notes 1 and 2)
Address hold after ALE \downarrow	t_{LA}	35		ns	
Address to RD \downarrow delay time	t_{AR}	100		ns	
RD \downarrow to address floating	t_{AFR}		20	ns	(Note 1)
Address to data input	t_{AD}		250	ns	(Notes 1 and 2)
ALE \downarrow to data input	t_{LDR}		135	ns	
RD \downarrow to data input	t_{RD}		120	ns	
ALE \downarrow to RD \downarrow delay time	t_{LR}	15		ns	
Data hold time to RD \uparrow	t_{RDH}	0		ns	(Note 1)
RD \uparrow to ALE \uparrow delay time	t_{RL}	80		ns	(Notes 1 and 2)
RD width low	t_{RR}	215		ns	Data read; (notes 1 and 2)
		415		ns	Opcode fetch; (notes 1 and 2)
ALE width high	t_{LL}	90		ns	(Notes 1 and 2)
M $\bar{1}$ setup time to ALE \downarrow	t_{ML}	30		ns	(Note 2)
M $\bar{1}$ hold time after ALE \downarrow	t_{LM}	35		ns	
I \bar{O}/\bar{M} setup time to ALE \downarrow	t_{IL}	30		ns	
I \bar{O}/\bar{M} hold time after ALE \downarrow	t_{LI}	35		ns	
Address to WR \downarrow Delay	t_{AW}	100		ns	(Notes 1 and 2)
ALE \downarrow to data output	t_{LDW}		180	ns	
WR \downarrow to data output	t_{WD}		100	ns	(Note 1)
ALE \downarrow to WR \downarrow delay	t_{LW}	15		ns	(Notes 1 and 2)
Data setup time to WR \uparrow	t_{DW}	165		ns	
Data hold time to WR \uparrow	t_{WDH}	60		ns	
WR \uparrow to ALE \uparrow delay time	t_{WL}	80		ns	
WR width low	t_{WW}	215		ns	

Notes:

(1) Load capacitance $C_L = 150\text{ pF}$.

(2) Values are for 15-MHz operation. For operation at other frequencies, refer to "Bus Timing Depending on t_{CYC} " on the following page.

T = 67.8ms

14.7456 MHz

A/D Converter Characteristics

T_A = -40 to +85 °C; V_{DD} = AV_{DD} = +5.0 V ±10%,
V_{SS} = AV_{SS} = 0 V; V_{DD} - 0.5 V ≤ AV_{DD} ≤ V_{DD}; 3.4 V ≤ V_{AREF} ≤ AV_{DD}

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Resolution		8			Bits	
Absolute accuracy (Note 1)				±0.4	%FSR (2)	T _A = -10 to +70 °C, 66 ns ≤ t _{CYC} ≤ 170 ns, 4.0 V ≤ V _{AREF} ≤ AV _{DD}
				±0.6	%FSR (2)	66 ns ≤ t _{CYC} ≤ 170 ns, 4.0 V ≤ V _{AREF} ≤ AV _{DD}
				±0.8	%FSR (2)	66 ns ≤ t _{CYC} ≤ 170 ns, 3.4 V ≤ V _{AREF} ≤ AV _{DD}
Conversion time	t _{CONV}	576			t _{CYC}	66 ns ≤ t _{CYC} ≤ 110 ns
		432			t _{CYC}	110 ns ≤ t _{CYC} ≤ 170 ns
Sampling time	t _{SAMP}	96			t _{CYC}	66 ns ≤ t _{CYC} ≤ 110 ns
		72			t _{CYC}	110 ns ≤ t _{CYC} ≤ 170 ns
Analog input voltage	V _{IAN}	0	V _{AREF}		V	
Analog input impedance	R _{AN}	1000			MΩ	leakage ± 10μA (I _{AN}) ± 500x
Reference voltage	V _{AREF}	3.4	AV _{DD}		V	
V _{AREF} current	I _{AREF1}	1.5	3.0		mA	Operation mode
	I _{AREF2}	0.7	1.5		mA	STOP mode
AV _{DD} supply current	I _{DD1}	0.5	1.3		mA	Operation mode
	I _{DD2}	10	20		μA	STOP mode

Notes:

- (1) Quantizing error (±1/2 LSB) is not included.
- (2) FSR = Full-scale resolution.

Bus Timing Depending on t_{CYC}

Symbol	Calculating Expression	Min/Max (ns)
t _{TIH} , t _{TIL}	6T (TI input - PC ₃)	Min
t _{CI1H} , t _{CI1L} (Note 2)	6T (CI input - PC ₅)	Min
t _{CI2H} , t _{CI2L} (Note 3)	48T (CI input - PC ₅)	Min
t _{I1H} , t _{I1L}	36T (INT1)	Min
t _{I2H} , t _{I2L}	36T (INT2)	Min
t _{AL}	2T - 100	Min
t _{LA}	T - 30	Min
t _{AR}	3T - 100	Min
t _{AD}	7T - 220	Max 250ms
t _{LDR}	5T - 200	Max
t _{RD}	4T - 150	Max
t _{LR}	T - 50	Min
t _{RL}	2T - 50	Min
t _{RR}	4T - 50 (Data Read)	Min 220ns
	7T - 50 (Opcode Fetch)	Min 420ns
t _{LL}	2T - 40 (95ns)	Min
t _{ML}	2T - 100	Min
t _{LM}	T - 30	Min
t _{IL}	2T - 100	Min
t _{LI}	T - 30	Min
t _{AW}	3T - 100	Min
t _{LDW}	T + 110	Max
t _{LW}	T - 50	Min
t _{DW}	4T - 100	Min 170
t _{WDH}	2T - 70	Min
t _{WL}	2T - 50	Min
t _{WW}	4T - 50	Min 220
t _{CYC}	12T (SCK input) (Note 1)	Min
	24T (SCK output)	Min
t _{KKL}	5T + 5 (SCK input) (Note 1)	Min
	12T - 100 (SCK output)	Min
t _{KKH}	5T + 5 (SCK input) (Note 1)	Min
	12T - 100 (SCK output)	Min

Notes:


- (1) 1x baud rate in synchronous or I/O interface mode.
T = t_{CYC} = 1/f_{XTAL}.
The items not included in this list are independent of oscillator frequency (f_{XTAL}).
- (2) Event counter mode.
- (3) Pulse width measurement mode.

Data Memory STOP Mode Data Retention Characteristics

T_A = -40 to +85°C

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Data retention power supply voltage	V _{DDDR}	2.5		5.5	V	
Data retention power supply current	I _{DDDR}	1	15		μA	V _{DDDR} = 2.5 V
		15	50		μA	V _{DDDR} = 5 V ±10%
V _{DD} rise, fall time	t _{RVD}				μs	
	t _{FVD}	200				
STOP setup time to V _{DD}	t _{SSTVD}	12T			μs	
STOP hold time from V _{DD}	t _{HVDST}	12T			μs	

Data Retention Timing




Ale 95 ns

$$T = 67.8 \text{ ns} @ 14.7456 \text{ MHz}$$

Timing Waveforms


Read Operation



83-094276B

Timing Waveforms (cont)


Write Operation




83-00427BB

Timing Waveforms (cont)

Opcode Fetch Operation




Serial Operation Transmit/Receive Timing




Timing Waveforms (cont)


Timer Input Timing




Timer/Event Counter Input Timing: Event Counter Mode




Timer/Event Counter Input Timing: Pulse Width Measurement Mode




Interrupt Input Timing




\overline{RESET} Input Timing



External Clock Timing




AC Timing Test Points




Operating Characteristics

($T_A = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$)


IDD1 vs VDD [78C10 and 78C11 only]




IDD1 vs VDD [78C14 only]




IDD1 vs fXX [78C10 and 78C11 only]




IDD1 vs fXX [78C14 only]



IOL vs VOL



IOH vs [VDD-VOH]



Operand Symbols

Symbol	Allowable Operands
--------	--------------------

Registers

r	V, A, B, C, D, E, H, L
r1	EAH, EAL, B, C, D, E, H, L
r2	A, B, C

Special Registers

sr	PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC, MF, TXB, TMO, TM1, ZCM
sr1	PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM, RXB, CR0, CR1, CR2, CR3
sr2	PA, PB, PC, PD, PF, MKH, ANM, MKL, SMH, EOM, TMM
sr3	ETMO, ETM1
sr4	ECNT, ECPT

Register Pairs

rp	SP, B, D, H
rp1	V, B, D, H, EA
rp2	SP, B, D, H, EA
rp3	B, D, H

Register Pair Addressing

rpa	B, D, H, D+, H+, D-, H-
rpa1	B, D, H
rpa2	B, D, H, D+, H+, D-, H-, D+byte, H+A, H+B, H+EA, H+byte
rpa3	D, H, D++, H++, D+byte, H+A, H+B, H+EA, H+byte

Flags

f	CY, HC, Z
---	-----------

Interrupt Flags

irf	INTFNM1, INTFT0, INTFT1, INTF1, INTF2, INTFE0, INTFE1, INTFEIN, INTFAD, INTFSR, INTFST, ER, OV, AN4, AN5, AN6, AN7, SB
-----	--

Immediate Data

wa	8-bit immediate data (low byte of working register address)
word	16-bit immediate data
byte	8-bit immediate data
bit	3-bit immediate data (b ₂ , b ₁ , b ₀)

Operand Definitions

Special Registers (sr-sr4)

PA = Port A	ECNT = Timer/event counter upcounter
PB = Port B	ECPT = Timer/event counter capture
PC = Port C	ETMM = Timer/event counter mode
PD = Port D	
PF = Port F	
MA = Mode A	
MB = Mode B	
MC = Mode C	EOM = Timer/event counter output mode
MCC = Mode control C	
MF = Mode F	
	TXB = Transmit buffer
MM = Memory mapping	RXB = Receive buffer
TMO = Timer register 0	SMH = Serial mode high
TM1 = Timer register 1	SML = Serial mode low
TMM = Timing mode	MKH = Mask high
ETMO = Timer/event counter register 0	MKL = Mask low
ETM1 = Timer/event counter register 1	ANM = A/D channel mode
ZCM = Zero-cross mode control register	CR0 to CR3 = A/D conversion result 0-3

Register Pairs (rp-rp3)

SP = Stack pointer	H = HL
B = BC	V = VA
D = DE	EA = Extended accumulator

Register Pair Addressing (rpa-rpa3)

B = (BC)	D++ = (DE)++
D = (DE)	H++ = (HL)++
H = (HL)	D+byte = (DE+byte)
D+ = (DE)+	H+byte = (HL+byte)
H+ = (HL)+	H+A = (HL+A)
D- = (DE)-	H+B = (HL+B)
H- = (HL)-	H+EA = (HL+EA)

Flags (f)

CY = Carry	HC = Half-carry	Z = Zero
------------	-----------------	----------

Interrupt Flags (irf)

INTFNM1 = NMI interrupt flag	INTFEIN = FEIN
	INTFAD = FAD
	INTFSR = FSR
INTFT0 = FT0	INTFST = FST
INTFT1 = FT1	
INTF1 = F1	ER = Error
INTF2 = F2	OV = Overflow
INTFE0 = FE0	AN4 to AN7 = Analog input 4-7
INTFE1 = FE1	SB = Standby

Operand Codes

Registers (r, r2)

R ₂	R ₁	R ₀	Reg	r	r2
0	0	0	V		
0	0	1	A		
0	1	0	B		
0	1	1	C		
1	0	0	D		
1	0	1	E		
1	1	0	H		
1	1	1	L		

Registers (r1)

T ₂	T ₁	T ₀	Reg
0	0	0	EAH
0	0	1	EAL
0	1	0	B
0	1	1	C
1	0	0	D
1	0	1	E
1	1	0	H
1	1	1	L

Special Registers (sr, sr1, sr2)

S ₅	S ₄	S ₃	S ₂	S ₁	S ₀	Special Reg	sr	sr1	sr2			
0	0	0	0	0	0	PA						
0	0	0	0	0	1	PB						
0	0	0	0	1	0	PC						
0	0	0	0	1	1	PD						
0	0	0	1	0	1	PF						
0	0	0	1	1	0	MKH						
0	0	0	1	1	1	MKL						
0	0	1	0	0	0	ANM						
0	0	1	0	0	1	SMH						
0	0	1	0	1	0	SML						
0	0	1	0	1	1	EOM						
0	0	1	1	0	0	ETMM						
0	0	1	1	0	1	TMM						
0	1	0	0	0	0	MM						
0	1	0	0	0	1	MCC						
0	1	0	0	1	0	MA						
0	1	0	0	1	1	MB						
0	1	0	1	0	0	MC						
0	1	0	1	1	1	MF						
0	1	1	0	0	0	TXB						
0	1	1	0	0	1	RXB						
0	1	1	0	1	0	TM0						
0	1	1	0	1	1	TM1						
1	0	0	0	0	0	CR0						
1	0	0	0	0	1	CR1						
1	0	0	0	1	0	CR2						
1	0	0	0	1	1	CR3						
1	0	1	0	0	0	ZCM						

Special Registers (sr3)

U ₀	Special Reg
0	ETM0
1	ETM1

Special Registers (sr4)

V ₀	Special Reg
0	ECNT
1	ECPT

Register Pairs (rp, rp2, rp3)

P ₂	P ₁	P ₀	Reg Pair	rp	rp2	rp3
0	0	0	SP			
0	0	1	BC			
0	1	0	DE			
0	1	1	HL			
1	0	0	EA			

Register Pairs (rp1)

Q ₂	Q ₁	Q ₀	Reg Pair
0	0	0	VA
0	0	1	BC
0	1	0	DE
0	1	1	HL
1	0	0	EA

Register Pair Addressing (rpa, rpa1, rpa2)

A ₃	A ₂	A ₁	A ₀	Addressing	rpa	rpa1	rpa2
0	0	0	0	—			
0	0	0	1	(BC)			
0	0	1	0	(DE)			
0	0	1	1	(HL)			
0	1	0	0	(DE)+			
0	1	0	1	(HL)+			
0	1	1	0	(DE)−			
0	1	1	1	(HL)−			
1	0	1	1	(DE+byte)			
1	1	0	0	(HL+A)			
1	1	0	1	(HL+B)			
1	1	1	0	(HL+EA)			
1	1	1	1	(HL+byte)			

Register Pair Addressing (rpa3)

C ₃	C ₂	C ₁	C ₀	Addressing
0	0	1	0	(DE)
0	0	1	1	(HL)
0	1	0	0	(DE)++
0	1	0	1	(HL)++
1	0	1	1	(DE+byte)
1	1	0	0	(HL+A)
1	1	0	1	(HL+B)
1	1	1	0	(HL+EA)
1	1	1	1	(HL+byte)

Operand Codes (cont)

Flags (f)

F ₂	F ₁	F ₀	Flag
0	0	0	—
0	1	0	CY
0	1	1	HC
1	0	0	Z

Interrupt Flags (Irf)

I ₄	I ₃	I ₂	I ₁	I ₀	Flag
0	0	0	0	0	NMI
0	0	0	0	1	FT0
0	0	0	1	0	FT1
0	0	0	1	1	F1
0	0	1	0	0	F2
0	0	1	0	1	FE0
0	0	1	1	0	FE1
0	0	1	1	1	FEIN
0	1	0	0	0	FAD
0	1	0	0	1	FSR
0	1	0	1	0	FST
0	1	0	1	1	ER
0	1	1	0	0	OV
1	0	0	0	0	AN4
1	0	0	0	1	AN5
1	0	0	1	0	AN6
1	0	0	1	1	AN7
1	0	1	0	0	SB

Graphic Symbols

Symbol	Description
←	Transfer direction, result
∧	Logical product (logical AND)
∨	Logical sum (logical OR)
⊕	Exclusive-OR
—	Complement
•	Concatenation

Instruction Set

Mnemonic	Operand	Operation	Operation Code																Bytes	State (note 1)	Skip Condition
			B1				B2				B3				B4						
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0			
8-Bit Data Transfer																					
MOV	r1,A (r1) ← (A)		0	0	0	1	1	I ₂	T ₁	I ₀									4		
	A,r1 (A) ← (r1)		0	0	0	0	1	I ₂	T ₁	T ₀									4		
	*sr,A (sr) ← (A)		0	1	0	0	1	1	0	1	1	1	S ₅	S ₄	S ₃	S ₂	S ₁	S ₀	10		
	*A,sr1 (A) ← (sr1)		0	1	0	0	1	1	0	0	1	1	S ₅	S ₄	S ₃	S ₂	S ₁	S ₀	10		
	r,word (r) ← (word)		0	1	1	1	0	0	0	0	0	1	1	0	1	R ₂	R ₁	R ₀	17		
	word,r (word) ← (r)		0	1	1	1	0	0	0	0	0	1	1	1	1	R ₂	R ₁	R ₀	17		
MVI	*r,byte (r) ← byte		0	1	1	0	1	R ₂	R ₁	R ₀									7		
	sr2,byte (sr2) ← byte		0	1	1	0	0	1	0	0	S ₃	0	0	0	0	S ₂	S ₁	S ₀	14		
MVIW	*wa, byte ((V)•(wa)) ← byte		0	1	1	1	0	0	0	1									13		
MVIX	*rpa1,byte (rpa1) ← byte		0	1	0	0	1	0	A ₁	A ₀									10		
STAW	*wa ((V)•(wa)) ← (A)		0	1	1	0	0	0	1	1									10		
LDAW	*wa (A) ← ((V)•(wa))		0	0	0	0	0	0	0	1									10		
STAX	*rpa2 ((rpa2)) ← (A)		A ₃	0	1	1	1	A ₂	A ₁	A ₀									7/13 (Note 3)		
LDAX	*rpa2 (A) ← ((rpa2))		A ₃	0	1	0	1	A ₂	A ₁	A ₀									7/13 (Note 3)		
EXX	(B) ↔ (B'), (C) ↔ (C'), (D) ↔ (D') (E) ↔ (E'), (H) ↔ (H'), (L) ↔ (L')		0	0	0	1	0	0	0	1									4		
EXA	(V) ↔ (V'), (A) ↔ (A'), (EA) ↔ (EA')		0	0	0	1	0	0	0	0									4		
EXH	(H) ↔ (H'), (L) ↔ (L')		0	1	0	1	0	0	0	0									4		
BLOCK	((DE)) ↔ ((HL)), (DE) ← (DE) + 1, (HL) ← (HL) + 1, (C) ← (C) - 1 End if borrow		0	0	1	1	0	0	0	1									13 x (C + 1)		
16-Bit Data Transfer																					
DMOV	rp3,EA (rp3) ← (EAL), (rp3H) ← (EAH)		1	0	1	1	0	1	P ₁	P ₀									4		
	EA,rp3 (EAL) ← (rp3L), (EAH) ← (rp3H)		1	0	1	0	0	1	P ₁	P ₀									4		

Notes:

- (1) For the skip condition, the idle states are as follows:
 1-byte instruction: 4 states
 2-byte instruction (with *): 7 states
 3-byte instruction (with *): 10 states
 4-byte instruction: 14 states
- (2) B2 (Data): rpa2 = D+byte or H+byte.
- (3) Right side of slash (/) in states indicates case rpa2 or rpa3 = D+byte, H+A, H+B, H+EA, or H+byte.
- (4) B3 (Data): rpa3 = D+byte or H+byte.

Instruction Set (cont)

Mnemonic	Operand	Operation	Operation Code																Skip Condition									
			B1				B2				B3				B4													
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	State (Note 1)	Bytes								
16-Bit Data Transfer (cont)																												
DMOV	sr3, EA (sr3) ← (EA)		0	1	0	0	1	0	0	0	1	1	0	1	0	0	1	U ₀	14	2								
	EA, sr4 (EA) ← (sr4)		0	1	0	0	1	0	0	0	1	1	0	0	0	0	0	V ₀	14	2								
SBCD	word (word) ← (C), (word + 1) ← (B)		0	1	1	1	0	0	0	0	0	0	0	1	1	1	1	0	20	4								
		Low addr	High addr																									
SDED	word (word) ← (E), (word + 1) ← (D)		0	1	1	1	0	0	0	0	0	0	1	0	1	1	1	0	20	4								
		Low addr	High addr																									
SHLD	word (word) ← (L), (word + 1) ← (H)		0	1	1	1	0	0	0	0	0	0	1	1	1	1	1	0	20	4								
		Low addr	High addr																									
SSPD	word (word) ← (SP _L), (word + 1) ← (SP _H)		0	1	1	1	0	0	0	0	0	0	0	0	1	1	1	0	20	4								
		Low addr	High addr																									
STEAX	rpa3 ((rpa3)) ← (EAL), ((rpa3) + 1) ← (EAH)		0	1	0	0	1	0	0	0	1	0	0	1	C ₃	C ₂	C ₁	C ₀	14/20 (Note 3)	3								
		Data (Note 4)																										
LBCD	word (C) ← (word), (B) ← (word + 1)		0	1	1	1	0	0	0	0	0	0	0	1	1	1	1	1	20	4								
		Low addr	High addr																									
LDED	word (E) ← (word), (D) ← (word + 1)		0	1	1	1	0	0	0	0	0	0	1	0	1	1	1	1	20	4								
		Low addr	High addr																									
LHLD	word (L) ← (word), (H) ← (word + 1)		0	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1	20	4								
		Low addr	High addr																									
LSPD	word (SP _L) ← (word), (SP _H) ← (word + 1)		0	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	20	4								
		Low addr	High addr																									
LDEAX	rpa3 (EAL) ← ((rpa3)), (EAH) ← (((rpa3) + 1))		0	1	0	0	1	0	0	0	1	0	0	0	C ₃	C ₂	C ₁	C ₀	14/20 (Note 3)	3								
		Data (Note 4)																										
PUSH	((SP) - 1) ← ((SP) - 1) ← (rp1 _H), ((SP) - 2) ← (rp1 _L), (SP) ← (SP) - 2		1	0	1	1	0	Q ₂	Q ₁	Q ₀																	13	1
POP	(rp1 _L) ← (SP), (rp1 _H) ← ((SP) + 1), (SP) ← (SP) + 2		1	0	1	0	0	Q ₂	Q ₁	Q ₀																	10	1
LXI	*rp2, word (rp2) ← (word)		0	P ₂	P ₁	P ₀	0	1	0	0	Low byte																10	3
		High byte																										
TABLE	(C) ← (((PC) + 3 + (A))), (B) ← (((PC) + 3 + (A) + 1))		0	1	0	0	1	0	0	0	1	0	1	0	1	0	0	0	17	2								
8-Bit Arithmetic (Register)																												
ADD	A, r (A) ← (A) + (r)		0	1	1	0	0	0	0	0	1	1	0	0	0	R ₂	R ₁	R ₀	8	2								
	r, A (r) ← (r) + (A)		0	1	1	0	0	0	0	0	0	1	0	0	0	R ₂	R ₁	R ₀	8	2								
ADC	A, r (A) ← (A) + (r) + (CY)		0	1	1	0	0	0	0	0	1	1	0	1	0	R ₂	R ₁	R ₀	8	2								
	r, A (r) ← (r) + (A) + (CY)		0	1	1	0	0	0	0	0	0	1	0	1	0	R ₂	R ₁	R ₀	8	2								

Instruction Set (cont)

Mnemonic	Operand	Operation	Operation Code																Skip Condition		
			B1				B2				B3				B4					State (Note 1)	Bytes
8-Bit Arithmetic (Memory) (cont)			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0			
XRAX	rpa (A) ← (A) + (rpa)		0	1	1	1	0	0	0	0	1	0	0	1	0	A ₂	A ₁	A ₀	11	2	No borrow
GTAX	rpa (A) ← ((rpa)) - 1		0	1	1	1	0	0	0	0	1	0	1	0	1	A ₂	A ₁	A ₀	11	2	Borrow
LTAX	rpa (A) ← ((rpa))		0	1	1	1	0	0	0	0	1	0	1	1	1	A ₂	A ₁	A ₀	11	2	No zero
NEAX	rpa (A) ← ((rpa))		0	1	1	1	0	0	0	0	1	1	1	0	1	A ₂	A ₁	A ₀	11	2	Zero
EQAX	rpa (A) ← ((rpa))		0	1	1	1	0	0	0	0	1	1	1	1	1	A ₂	A ₁	A ₀	11	2	No zero
ONAX	rpa (A) ^ ((rpa))		0	1	1	1	0	0	0	0	1	1	0	0	1	A ₂	A ₁	A ₀	11	2	Zero
OFFAX	rpa (A) ^ (rpa)		0	1	1	1	0	0	0	0	1	1	0	1	1	A ₂	A ₁	A ₀	11	2	
Immediate Data																					
ADI	*A,byte (A) ← (A) + byte		0	1	0	0	0	1	1	0	Data				Data				7	2	
	r,byte (r) ← (r) + byte		0	1	1	0	1	0	0	0	0 1 0 0 0 R ₂ R ₁ R ₀				0 1 0 0 0 R ₂ R ₁ R ₀				11	3	
	sr2,byte (sr2) ← (sr2) + byte		0	1	1	0	0	1	0	0	S ₃ 1 0 0 0 S ₂ S ₁ S ₀				S ₃ 1 0 0 0 S ₂ S ₁ S ₀				20	3	
Data																					
ACI	*A,byte (A) ← (A) + byte + (CY)		0	1	0	1	0	1	1	0	Data				Data				7	2	
	r,byte (r) ← (r) + byte + (CY)		0	1	1	0	1	0	0	0	0 1 0 1 0 R ₂ R ₁ R ₀				0 1 0 1 0 R ₂ R ₁ R ₀				11	3	
	sr2,byte (sr2) ← (sr2) + byte + (CY)		0	1	1	0	0	1	0	0	S ₃ 1 0 1 0 S ₂ S ₁ S ₀				S ₃ 1 0 1 0 S ₂ S ₁ S ₀				20	3	
Data																					
ADINC	*A,byte (A) ← (A) + byte		0	0	1	0	0	1	1	0	Data				Data				7	2	No carry
	r,byte (r) ← (r) + byte		0	1	1	1	0	1	0	0	0 0 1 0 0 R ₂ R ₁ R ₀				0 0 1 0 0 R ₂ R ₁ R ₀				11	3	No carry
	sr2,byte (sr2) ← (sr2) + byte		0	1	1	0	0	1	0	0	S ₃ 0 1 0 0 S ₂ S ₁ S ₀				S ₃ 0 1 0 0 S ₂ S ₁ S ₀				20	3	No carry
Data																					
SUI	*A,byte (A) ← (A) - byte		0	1	1	0	0	1	1	0	Data				Data				7	2	
	r,byte (r) ← (r) - byte		0	1	1	1	0	1	0	0	0 1 1 0 0 R ₂ R ₁ R ₀				0 1 1 0 0 R ₂ R ₁ R ₀				11	3	
	sr2,byte (sr2) ← (sr2) - byte		0	1	1	0	0	1	0	0	S ₃ 1 1 0 0 S ₂ S ₁ S ₀				S ₃ 1 1 0 0 S ₂ S ₁ S ₀				20	3	
Data																					
SBI	*A,byte (A) ← (A) - byte - (CY)		0	1	1	1	0	1	1	0	Data				Data				7	2	
	r,byte (r) ← (r) - byte - (CY)		0	1	1	1	0	1	0	0	0 1 1 1 0 R ₂ R ₁ R ₀				0 1 1 1 0 R ₂ R ₁ R ₀				11	3	
	sr2,byte (sr2) ← (sr2) - byte - (CY)		0	1	1	0	0	1	0	0	S ₃ 1 1 1 0 S ₂ S ₁ S ₀				S ₃ 1 1 1 0 S ₂ S ₁ S ₀				20	3	
Data																					

Instruction Set (cont)

Mnemonic	Operand	Operation	Operations Code																State (Note 1)	Bytes	Skip Condition			
			B1	B2	B3	B4	7	6	5	4	3	2	1	0	7	6	5	4				3	2	1
Immediate Data (cont)																								
SUIB	*A.byte (A) ← (A) - byte		0	0	1	1	0	1	1	0	Data											7	2	No borrow
	r.byte (r) ← (r) - byte		0	1	1	1	0	1	0	0	0 0 1 1 0 1 0 R ₂ R ₁ R ₀											11	3	No borrow
	s2.byte (s2) ← (s2) - byte		0	1	1	0	0	1	0	0	S ₃ 0 1 1 0 S ₂ S ₁ S ₀											20	3	No borrow
Data																								
ANI	*A.byte (A) ← (A) ∧ byte		0	0	0	0	1	1	1	Data											7	2		
	r.byte (r) ← (r) ∧ byte		0	1	1	1	0	1	0	0	0 0 0 0 1 R ₂ R ₁ R ₀											11	3	
	s2.byte (s2) ← (s2) ∧ byte		0	1	1	0	0	1	0	0	S ₃ 0 0 0 1 S ₂ S ₁ S ₀											20	3	
Data																								
ORI	*A.byte (A) ← (A) ∨ byte		0	0	1	0	1	1	1	Data											7	2		
	r.byte (r) ← (r) ∨ byte		0	1	1	1	0	1	0	0	0 0 0 1 1 R ₂ R ₁ R ₀											11	3	
	s2.byte (s2) ← (s2) ∨ byte		0	1	1	0	0	1	0	0	S ₃ 0 0 0 1 S ₂ S ₁ S ₀											20	3	
Data																								
XRI	*A.byte (A) ← (A) ⊕ byte		0	0	0	1	0	1	1	0	Data											7	2	
	r.byte (r) ← (r) ⊕ byte		0	1	1	1	0	1	0	0	0 0 0 1 0 R ₂ R ₁ R ₀											11	3	
	s2.byte (s2) ← (s2) ⊕ byte		0	1	1	0	0	1	0	0	S ₃ 0 0 1 1 S ₂ S ₁ S ₀											20	3	
Data																								
GTI	*A.byte (A) ← byte - 1		0	0	1	0	0	1	1	1	Data											7	2	No borrow
	r.byte (r) ← byte - 1		0	1	1	1	0	1	0	0	0 0 1 0 1 R ₂ R ₁ R ₀											11	3	No borrow
	s2.byte (s2) ← byte - 1		0	1	1	0	0	1	0	0	S ₃ 0 1 0 1 S ₂ S ₁ S ₀											14	3	No borrow
Data																								
LTI	*A.byte (A) ← byte		0	0	1	1	0	1	1	1	Data											7	2	Borrow
	r.byte (r) ← byte		0	1	1	1	0	1	0	0	0 0 1 1 1 R ₂ R ₁ R ₀											11	3	Borrow
	s2.byte (s2) ← byte		0	1	1	0	0	1	0	0	S ₃ 0 1 1 1 S ₂ S ₁ S ₀											14	3	Borrow
Data																								
NEI	*A.byte (A) ← byte		0	1	1	0	0	1	1	1	Data											7	2	No zero
	r.byte (r) ← byte		0	1	1	1	0	1	0	0	0 1 1 0 1 R ₂ R ₁ R ₀											11	3	No zero
	s2.byte (s2) ← byte		0	1	1	0	0	1	0	0	S ₃ 0 1 1 1 S ₂ S ₁ S ₀											14	3	Borrow
Data																								

Instruction Set (cont)

Mnemonic	Operand	Operation	Operation Code																State (Note 1)	Bytes	Skip Condition									
			B1				B2				B3				B4															
Immediate Data (cont)			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0												
NEI	sr2.byte (sr2) - byte		0	1	1	0	0	1	0	0	S ₃	1	1	0	1	S ₂	S ₁	S ₀	14	3	No zero									
		Data																												
EQI	*A.byte (A) - byte		0	1	1	1	0	1	1	1	Data																	7	2	Zero
	r.byte (r) - byte		0	1	1	1	0	1	0	0	0	1	1	1	1	R ₂	R ₁	R ₀	11	3	Zero									
		Data																												
	sr2.byte (sr2) - byte		0	1	1	0	0	1	0	0	S ₃	1	1	1	1	S ₂	S ₁	S ₀	14	3	Zero									
		Data																												
ONI	*A.byte (A) ^ byte		0	1	0	0	1	1	1	1	Data																	7	2	No zero
	r.byte (r) ^ byte		0	1	1	1	0	1	0	0	0	1	0	0	1	R ₂	R ₁	R ₀	11	3	No zero									
		Data																												
	sr2.byte (sr2) ^ byte		0	1	1	0	0	1	0	0	S ₃	1	0	0	1	S ₂	S ₁	S ₀	14	3	No zero									
		Data																												
OFFI	*A.byte (A) ^ byte		0	1	0	1	0	1	1	1	Data																	7	2	Zero
	r.byte (r) ^ byte		0	1	1	1	0	1	0	0	0	1	0	1	1	R ₂	R ₁	R ₀	11	3	Zero									
		Data																												
	sr2.byte (sr2) ^ byte		0	1	1	0	0	1	0	0	S ₃	1	0	1	1	S ₂	S ₁	S ₀	14	3	Zero									
		Data																												
Working Register																														
ADDW	wa (A) ← (A) + ((V)^(wa))		0	1	1	1	0	1	0	0	1	1	0	0	0	0	0	0	14	3										
		Offset																												
ADCW	wa (A) ← (A) + ((V)^(wa)) + (CY)		0	1	1	1	0	1	0	0	1	1	0	1	0	0	0	0	14	3										
		Offset																												
ADDNCW	wa (A) ← (A) + ((V)^(wa))		0	1	1	1	0	1	0	0	1	0	1	0	0	0	0	0	14	3	No carry									
		Offset																												
SUBW	wa (A) ← (A) - ((V)^(wa))		0	1	1	1	0	1	0	0	1	1	1	0	0	0	0	0	14	3										
		Offset																												
SBBW	wa (A) ← (A) - ((V)^(wa)) - (CY)		0	1	1	1	0	1	0	0	1	1	1	1	0	0	0	0	14	3										
		Offset																												
SUBNBW	wa (A) ← (A) - ((V)^(wa))		0	1	1	1	0	1	0	0	1	0	1	1	0	0	0	0	14	3	No borrow									
		Offset																												
ANAW	wa (A) ← (A) ^ ((V)^(wa))		0	1	1	1	0	1	0	0	1	0	0	0	1	0	0	0	14	3										
		Offset																												

Instruction Set (cont)

Mnemonic	Operand	Operation	Operation Code																Bytes	Skip Condition	
			B1	B2	B3	B4	7	6	5	4	3	2	1	0	State (Note 1)						
Working Register (cont)																					
ORAW	wa	$(A) \leftarrow (A) \vee (V) \bullet (wa)$	0	1	1	0	1	0	0	1	0	0	1	1	0	0	0	14	3		
		Offset																			
XRAW	wa	$(A) \leftarrow (A) \oplus (V) \bullet (wa)$	0	1	1	0	1	0	0	1	0	0	1	0	0	0	0	14	3		
		Offset																			
GTAW	wa	$(A) \leftarrow ((V) \bullet (wa)) - 1$	0	1	1	0	1	0	0	1	0	1	0	1	0	0	0	14	3	No borrow	
		Offset																			
LTAW	wa	$(A) \leftarrow ((V) \bullet (wa))$	0	1	1	0	1	0	0	1	0	1	1	0	0	0	0	14	3	Borrow	
		Offset																			
NEAW	wa	$(A) \leftarrow ((V) \bullet (wa))$	0	1	1	0	1	0	0	1	1	1	0	1	0	0	0	14	3	No zero	
		Offset																			
EDAW	wa	$(A) \leftarrow ((V) \bullet (wa))$	0	1	1	1	1	0	0	1	1	1	1	1	0	0	0	14	3	Zero	
		Offset																			
ONAW	wa	$(A) \wedge ((V) \bullet (wa))$	0	1	1	0	1	0	0	1	1	0	0	1	0	0	0	14	3	No zero	
		Offset																			
OFFAW	wa	$(A) \wedge ((V) \bullet (wa))$	0	1	1	0	1	0	0	1	1	0	1	1	0	0	0	14	3	Zero	
		Offset																			
ANIW	*wa.byte	$((V) \bullet (wa)) \leftarrow ((V) \bullet (wa)) \wedge \text{byte}$	0	0	0	0	1	0	1								Offset	19	3		
		Data																			
ORIW	*wa.byte	$((V) \bullet (wa)) \leftarrow ((V) \bullet (wa)) \vee \text{byte}$	0	0	0	1	0	1	0	1								Offset	19	3	
		Data																			
GTIW	*wa.byte	$((V) \bullet (wa)) - \text{byte} - 1$	0	0	1	0	0	1	0	1								Offset	13	3	No borrow
		Data																			
LTIW	*wa.byte	$((V) \bullet (wa)) - \text{byte}$	0	0	1	0	1	0	1								Offset	13	3	Borrow	
		Data																			
NEIW	*wa.byte	$((V) \bullet (wa)) - \text{byte}$	0	1	1	0	0	1	0	1								Offset	13	3	No zero
		Data																			
EQIW	*wa.byte	$((V) \bullet (wa)) - \text{byte}$	0	1	1	1	0	1	0	1								Offset	13	3	Zero
		Data																			
ONIW	*wa.byte	$((V) \bullet (wa)) \wedge \text{byte}$	0	1	0	0	1	0	1								Offset	13	3	No zero	
		Data																			
OFFIW	*wa.byte	$((V) \bullet (wa)) \wedge \text{byte}$	0	1	0	1	0	1	0	1								Offset	13	3	Zero
		Data																			

Instruction Set (cont)


Mnemonic	Operand	Operation	Operation Code																State (Note 1)	Bytes	Skip Condition						
			B1				B2				B3				B4												
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0				7	6	5	4	3	2
16-Bit Arithmetic																											
EADD	EA,r2 (EA)	$\leftarrow (EA) + (r2)$	0	1	1	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	11	2	
DADD	EA,rp3 (EA)	$\leftarrow (EA) + (rp3)$	0	1	1	1	0	1	0	0	0	1	1	0	0	0	1	0	0	0	1	0	0	0	11	2	
DADC	EA,rp3 (EA)	$\leftarrow (EA) + (rp3) + (CY)$	0	1	1	1	0	1	0	0	0	1	1	0	1	0	1	0	1	0	1	0	0	0	11	2	
DADDNC	EA,rp3 (EA)	$\leftarrow (EA) + (rp3)$	0	1	1	1	0	1	0	0	0	1	0	1	0	0	1	0	1	0	1	0	0	0	11	2	No carry
ESUB	EA,r2 (EA)	$\leftarrow (EA) - (r2)$	0	1	1	1	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0	0	11	2	
DSUB	EA,rp3 (EA)	$\leftarrow (EA) - (rp3)$	0	1	1	1	0	1	0	0	0	1	1	1	0	0	1	1	0	0	1	0	0	0	11	2	
DSBB	EA,rp3 (EA)	$\leftarrow (EA) - (rp3) - (CY)$	0	1	1	1	0	1	0	0	0	1	1	1	1	0	1	1	0	1	0	1	0	0	11	2	
DSUBNB	EA,rp3 (EA)	$\leftarrow (EA) - (rp3)$	0	1	1	1	0	1	0	0	0	1	0	1	1	0	1	0	1	0	1	0	1	0	11	2	No borrow
DAN	EA,rp3 (EA)	$\leftarrow (EA) \wedge (rp3)$	0	1	1	1	0	1	0	0	1	0	0	0	1	0	0	0	1	1	0	0	1	0	11	2	
DOR	EA,rp3 (EA)	$\leftarrow (EA) \vee (rp3)$	0	1	1	1	0	1	0	0	1	0	0	1	0	0	1	1	0	1	1	0	0	1	11	2	
DXR	EA,rp3 (EA)	$\leftarrow (EA) \oplus (rp3)$	0	1	1	1	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	1	0	1	11	2	
DGT	EA,rp3 (EA)	$\leftarrow (rp3) - 1$	0	1	1	1	0	1	0	0	0	1	0	0	1	0	1	0	1	1	0	1	1	0	11	2	No borrow
DLT	EA,rp3 (EA)	$\leftarrow (rp3)$	0	1	1	1	0	1	0	0	1	0	1	0	1	0	1	1	1	1	0	1	1	0	11	2	Borrow
DNE	EA,rp3 (EA)	$\leftarrow (rp3)$	0	1	1	1	0	1	0	0	1	1	1	0	1	1	0	1	1	0	1	1	0	1	11	2	No zero
DEQ	EA,rp3 (EA)	$\leftarrow (rp3)$	0	1	1	1	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	11	2	Zero
DON	EA,rp3 (EA)	$\leftarrow (rp3)$	0	1	1	1	0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	11	2	No zero
DORF	EA,rp3 (EA)	$\leftarrow (rp3)$	0	1	1	1	0	1	0	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	11	2	Zero
Multiply/Divide																											
MUL	r2 (EA)	$\leftarrow (A) \times (r2)$	0	1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	1	1	0	1	0	0	32	2	
DIV	r2 (EA)	$\leftarrow (EA) \div (r2), (r2) \leftarrow \text{Remainder}$	0	1	0	0	1	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	1	0	59	2	
Increment/Decrement																											
INR	r2 (r2)	$\leftarrow (r2) + 1$	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4	1	Carry
INRW	*wa (V)*wa	$\leftarrow ((V)*wa) + 1$	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	16	2	Carry
INX	rp (rp)	$\leftarrow (rp) + 1$	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	7	1	
	EA (EA)	$\leftarrow (EA) + 1$	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	7	1	
DCR	r2 (r2)	$\leftarrow (r2) - 1$	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4	1	Borrow
DCRW	*wa (V)*wa	$\leftarrow ((V)*wa) - 1$	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	16	2	Borrow
DCX	rp (rp)	$\leftarrow (rp) - 1$	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	7	1	
	EA (EA)	$\leftarrow (EA) - 1$	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	7	1	
Others																											
DAA		Decimal Adjust Accumulator	0	1	1	0	0	0	0	0	1													4	1		
STC	(CY)	$\leftarrow 1$	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	8	2	
CLC	(CY)	$\leftarrow 0$	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	8	2	

Instruction Set (cont)


Mnemonic	Operand	Operation	Operation Code																State (Note 1)	Bytes	Skip Condition	
			B1	B3			B2			B4			B5			B6						
Others (cont)			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0				
NEGA	(A) ← (A) + 1		0	1	0	0	1	0	0	0	0	0	1	1	0	1	0	0	8	2		
Rotate and Shift																						
RLD	Rotate left digit (A ₃₋₀) ← ((HL)) ₇₋₄ , ((HL)) ₇₋₄ ← ((HL)) ₃₋₀ , ((HL)) ₃₋₀ ← (A ₃₋₀)		0	1	0	0	1	0	0	0	0	0	1	1	1	0	0	0	17	2		
RRD	Rotaterightdigit(A ₃₋₀) ← ((HL)) ₃₋₀ , ((HL)) ₇₋₄ ← ((HL)) ₇₋₄ , ((HL)) ₇₋₄ ← ((HL)) ₃₋₀ , ((HL)) ₃₋₀ ← (A ₃₋₀)		0	1	0	0	1	0	0	0	0	0	1	1	0	0	1	17	2			
RLL	(r _{2m} + 1) ← (r _{2m}), (r _{2l}) ← (CY), (CY) ← (r _{2l})		0	1	0	0	1	0	0	0	0	0	1	1	0	1	R ₁ R ₀	8	2			
RRL	(r _{2m} - 1) ← (r _{2m}), (r _{2l}) ← (CY), (CY) ← (r _{2l})		0	1	0	0	1	0	0	0	0	0	1	1	0	0	R ₁ R ₀	8	2			
SLL	(r _{2m} + 1) ← (r _{2m}), (r _{2l}) ← 0, (CY) ← (r _{2l})		0	1	0	0	1	0	0	0	0	0	1	0	0	1	R ₁ R ₀	8	2			
SLR	(r _{2m} - 1) ← (r _{2m}), (r _{2l}) ← 0, (CY) ← (r _{2l})		0	1	0	0	1	0	0	0	0	0	1	0	0	0	R ₁ R ₀	8	2			
SLLC	(r _{2m} + 1) ← (r _{2m}), (r _{2l}) ← 0, (CY) ← (r _{2l})		0	1	0	0	1	0	0	0	0	0	0	0	0	0	R ₁ R ₀	8	2	Carry		
SLRC	(r _{2m} - 1) ← (r _{2m}), (r _{2l}) ← 0, (CY) ← (r _{2l})		0	1	0	0	1	0	0	0	0	0	0	0	0	0	R ₁ R ₀	8	2	Carry		
DRLL	(EA _n + 1) ← (EA _n), (EA _l) ← (CY), (CY) ← (EA _l)		0	1	0	0	1	0	0	0	1	0	1	1	0	1	0	0	8	2		
DRLR	(EA _n - 1) ← (EA _n), (EA _l) ← (CY), (CY) ← (EA _l)		0	1	0	0	1	0	0	0	1	0	1	1	0	0	0	0	8	2		
DSLL	(EA _n + 1) ← (EA _n), (EA _l) ← 0, (CY) ← (EA _l)		0	1	0	0	1	0	0	0	1	0	1	0	0	1	0	0	8	2		
DSLRL	(EA _n - 1) ← (EA _n), (EA _l) ← 0, (CY) ← (EA _l)		0	1	0	0	1	0	0	0	1	0	1	0	0	0	0	0	8	2		
Jump																						
JMP	*word (PC) ← word		0	1	0	1	0	1	0	0									10	3		
High addr																						
JB	(PC _H) ← (B), (PC _L) ← (C)		0	0	1	0	0	0	0	1									4	1		
JR	word (PC) ← (PC) + 1 + jdispl		1	1	← jdispl			→										10	1			
JRE	*word (PC) ← (PC) + 2 + jdispl		0	1	0	0	1	1	1	← jdispl			→						10	2		
JEA	(PC) ← (EA)		0	1	0	0	1	0	0	0	0	0	1	0	1	0	0	0	8	2		
Call																						
CALL	(SP) - 1 ← ((PC) + 3) _H , (SP) - 2 ← ((PC) + 3) _L , (PC) ← word, (SP) ← (SP) - 2		0	1	0	0	0	0	0	0										16	3	
High addr																						
Low addr																						
CALB	((SP) - 1) ← ((PC) + 2) _H , ((SP) - 2) ← ((PC) + 2) _L , (PC _H) ← (B), (PC _L) ← (C), (SP) ← (SP) - 2		0	1	0	0	1	0	0	0	0	0	1	0	1	0	0	1	17	2		

Package Drawings

64-Pin Plastic QUIP



64-Pin Plastic Shrink DIP (750 mil)



- Notes:
1. Each lead centerline is located within .17 mm [.0007 inch] of its true position [TP] at maximum material condition.
 2. Item "K" to center of leads when formed parallel.


Package Drawings (cont)

64-Pin Plastic Miniflat

Item	Millimeters	Inches
A	24.7 ±.4	.972 ^{+0.017} _{-.016}
B	20 ±.2	.795 ^{+0.009} _{-.008}
C	14 ±.2	.551 ^{+0.009} _{-.008}
D	18.7 ±.4	0.736 ±.016
E	12.0	.472
F	1.0	.039
G	1.0	.039
H	.40 ±.10	.016 ^{+0.004} _{-.005}
I	1.0 [TP] Note 1	.039 [TP]
J	2.35 ±.2	.093 ^{+0.008} _{-.009}
K	1.2 ±.2	.047 ^{+0.009} _{-.008}
L	.15 ^{+0.10} _{-.05}	.006 ^{+0.004} _{-.003}
M	.15 Note 2	.006
N	2.05 ^{+0.2} _{-.1}	.081 ^{+0.008} _{-.005}
O	0.1 ±.1	0.004 ±.004

Note:

- [1] Each lead centerline is located within 20 mm [.008 inch] of its true position [TP] at maximum material condition.
- [2] Flat within .15 mm [.006 inch] total.



83-000933B

Package Drawings (cont)



68-Pin Plastic Leaded Chip Carrier (PLCC)

Item	Millimeters	Inches
A	25.2 ±.2	.992 ±.008
B	24.20	.953
C	24.20	.953
D	25.2 ±.2	.992 ±.008
E	1.94 ±.15	.076 ⁺⁰⁰⁷ / _{-.006}
F	.6	.024
G	4.4 ±.2	.173 ⁺⁰⁰⁹ / _{-.008}
H	2.8 ±.2	.110 ⁺⁰⁰⁹ / _{-.008}
I	.7 min	.028 min
J	3.6	.142
K	1.27 [TP]	.050 [TP]
L	.7	.028
M	.40 ±.10	.016 ⁺⁰⁰⁴ / _{-.005}
N	23.12 ±.20	.910 ⁺⁰⁰⁹ / _{-.008}
O	.15	.006
P	1.0	.040
Q	R .8	R .031
R	.20 ⁺⁰¹⁰ / _{-.06}	.008 ⁺⁰⁰⁴ / _{-.002}

Note:

[1] Each lead centerline is located within .12 mm [.005 inch] of its true position [TP] at maximum material condition.

[2] Flat within .15 mm [.006 inch] total.



83-003792B

NEC
NEC Electronics Inc.
CORPORATE HEADQUARTERS

401 Ellis Street
P.O. Box 7241
Mountain View, CA 94039
TEL 415-960-6000
TWX 910-379-6985

For Literature Call Toll Free: 1-800-632-3531
1-800-632-3532 (In California)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.